# Implementation of the Elliptic Curve Method of Factoring in Reconfigurable Hardware

Kris Gaj
Soonhak Kwon
Patrick Baier
Paul Kohlbrenner
Hoang Le
Khaleeluddin Mohammed
Ramakrishna Bachimanchi

**George Mason University** 

#### **GMU Team**

#### Mathematicians/ Cryptographers





#### Software experiments




Soonhak Kwon
Ph.D in Mathematics,
Johns Hopkins University
Maryland, U.S
Visiting professor at GMU
on leave from
Sungkyunkwan
University, Suwon, Korea


Patrick Baier
D. Phil. in
Mathematics,
Oxford University
Oxford, U.K
Affiliated with George
Washington University

Paul Kohlbrenner
Ph.D student,
ECE Department
George Mason University
Virginia, U.S

#### **GMU Team**

#### Hardware design







Hoang Le

Ramakrishna Bachimanchi

Khaleeluddin Mohammed

MS in Computer Engineering students

ECE Department

George Mason University

Virginia, U.S.A.

## **Objectives**

- Efficient & portable hardware implementation of Elliptic Curve Method of factoring with an application to the relation collection step of NFS
- Comparison among FPGA, ASIC and microprocessor technologies
- Initial study on porting ECM to existing general-purpose & special-purpose reconfigurable computers

#### **Outline**

- ECM 101
- Hardware Architecture
- Results
- Comparison among FPGAs, Micrprocessors & ASICs
- RCM 101
   (Reconfigurable Computing Machines)
- Conclusions


# **ECM 101**

#### What is ECM?

Elliptic Curve Method of Factoring


Lenstra 1985 Phase 1

Brent, Montgomery 1986-87 Phase 2




Factoring time depends mainly on the size of factor q

### **ECM** in the Number Field Sieve (NFS)



### **Elliptic Curve**

$$Y^2 = X^3 + A \cdot X + B \mod p$$
  $(p = 23)$ 



+ special point  $\mathcal{G}$  (point at infinity) such that:

$$P + \mathcal{G} = \mathcal{G} + P = \mathcal{G}$$

$$\underbrace{P,2P,3P,\dots,nP}_{\text{all points of the curve}}, (n+1)P = P,2P$$

## Projective vs. Affine coordinates

affine coordinates

$$P_a=(X_P, Y_P)$$

- addition and doubling require inversion
- projective coordinates


$$P_p = (x_P, y_P, z_P)$$

- addition and doubling can be done without inversion
- projective coordinates for Montgomery form of the curve
  - addition and doubling do not require y coordinate
     (y coordinate can be recovered from x and z at the end of a long chain of computations)

$$P_{pM} = (X_P: : Z_P)$$

$$\theta = (0::0)$$

## **Scalar Multiplication**



## **ECM Algorithm**

#### Inputs:

N – number to be factored

P<sub>0</sub> – point of a curve E : initial point

B<sub>1</sub> – smoothness bound for Phase1

B<sub>2</sub> – smoothness bound for Phase2

#### **Outputs:**

q - factor of N, 1 < q ≤ N</li>or FAIL

## ECM algorithm – Phase 1

1:  $k \leftarrow \prod_{p_i} p_i^{e_i}$  such that  $p_i$  - consecutive primes  $< B_1$ 

 $e_i$  - largest exponent such that  $p_i^{e_i} \leq B_1$ 

- 2:  $Q_0 \leftarrow kP_0 = (x_{Q_0} : : z_{Q_0})$
- 3:  $q \leftarrow \gcd(z_{Q_0}, N)$
- 4: if q > 1
- 5: return q (factor of N)
- 6: else
- 7: go to Phase 2
- 8: end if


## **ECM** algorithm – Phase 2

- 09:  $d \leftarrow 1$
- 10: for each prime  $p = B_1$  to  $B_2$  do
- 11:  $(x_{pQ_0}, y_{pQ_0}, z_{pQ_0}) \leftarrow pQ_0$
- 12:  $d \leftarrow d \cdot z_{pQ_0} \pmod{N}$
- 13: end for
- 14:  $q \leftarrow \gcd(d, N)$
- 15: if q > 1 then
- 16: return q
- 17: else
- 18: return FAIL
- 19: end if


### Phase 1 – Numerical example

```
N = 1740719 = 1279 \cdot 1361
E: y^2 = x^3 + 14x + 1 \pmod{1740719}
  P_0 = (5::1)
  B_1 = 20
  k = 2^4 \cdot 3^2 \cdot 5 \cdot 7 \cdot 11 \cdot 13 \cdot 17 \cdot 19 = 232792560
kP_0 = (707 838 : 1686 279)
gcd (1 686 279, 1 740 719) = 1361
```

### **Hierarchy of Elliptic Curve Operations**



# Top level: scalar multiplication Montgomery ladder - concept



# Top Level: Scalar multiplication Montgomery ladder – pseudo code

```
Input : P_0 \in E (x_0 \neq 0), k = (k_{s-1}, k_{s-2}, ..., k_1, k_0)_2 k_{s-1} = 1


Output : kP_0

1: Q \leftarrow P_0, P \leftarrow 2P_0
2: for i = s - 2 downto 0 do
3: if k_i = 1 then
4: Q \leftarrow P + Q, P \leftarrow 2P
5: else
6: Q \leftarrow 2Q, P \leftarrow P + Q
7: end if;
```

8: end for

9: return Q

# Montgomery ladder algorithm Basic step



# Medium level Point addition & doubling

Input 
$$P = (x_p : : z_p)$$
  $Q = (x_Q : : z_Q)$   $P - Q = (x_{p-Q} : : z_{p-Q})$   $P, Q, P - Q \in E$ 

$$a_{24} = \frac{a+2}{4} \text{ where a is a parameter of the curve } E$$
Output  $P + Q = (x_{p+Q} : : z_{p+Q})$   $2P = (x_{2p} : : z_{2p})$ 

$$x_{p+Q} = z_{p-Q} \left( (x_p - z_p)(x_Q + z_Q) + (x_p + z_p)(x_Q - z_Q) \right)^2$$

$$z_{p-Q} = x_{p-Q} \left( (x_p - z_p)(x_Q + z_Q) - (x_p + z_p)(x_Q - z_Q) \right)^2$$

$$4x_p z_p = (x_p + z_p)^2 - (x_p - z_p)^2$$

$$x_{2p} = (x_p + z_p)^2 (x_p - z_p)^2$$

$$z_{2p} = 4x_p z_p \left( (x_p - z_p)^2 + a_{24} \cdot (4x_p z_p) \right)$$

#### **Point addition**

6 multiplications when  $z_{P-Q} \neq 1$ 5 multiplications when  $z_{P-Q} = 1$  Point doubling 5 multiplications

## Low level: Montgomery Multiplication

 $Z = X \cdot Y \mod N$  requires division

#### Ordinary domain Montgomery domain

$$X \rightarrow X' = X \cdot 2^n \mod N$$
 where  $n = \lfloor \log_2 N \rfloor + 2$   
 $Y \rightarrow Y' = Y \cdot 2^n \mod N$  and  $N \pmod N$   
 $Z = X \cdot Y \mod N \leftarrow Z' = (X \cdot Y)' = MP(X', Y', N) = X \cdot Y \cdot 2^n \mod N$ 

$$\mathsf{MP}(X', Y', N) \equiv \underbrace{X' \cdot Y' \cdot 2^{-n} \pmod{N}}_{\equiv X \cdot Y \cdot 2^{n}} (\mathsf{mod} \ N) \equiv X \cdot Y \cdot 2^{n} \pmod{N}$$

does not require division

→ faster than ordinary modular multiplication

In ECM we can do all computations in Montgomery domain because

 $gcd(z, N) = gcd(z' = z \cdot 2^n \mod N, N)$  for any odd N


# Phase 2: Standard continuation algorithm – Basic concept (Step 1)

We express all primes  $B_1 in the form$ 

$$p = m \cdot D \pm j$$
 where  $1 \le j \le \frac{D}{2}$  and  $gcd(j, D) = 1$ 

For example D = 30

$$B_1 = 960$$
  $B_2 = 57000 \rightarrow 1 \le j \le 15$  and  $gcd(j, 30) = 1$ 



# Phase 2: Standard continuation algorithm – Basic concept (Step 2)


$$p \cdot Q_0 = \theta \pmod{q}$$

$$\Rightarrow (m \cdot D \pm j) \ Q_0 = \theta$$

$$\Rightarrow m \cdot D Q_0 = \pm j \cdot Q_0$$

We sequentially compute  $m \cdot DQ_0$  for  $M_{min} \le m \le M_{max}$ 

We pre-compute  $jQ_0$ 



# Phase 2: Standard continuation algorithm – Basic concept (Step 3)

$$pQ_{0} = \mathcal{G} \pmod{q}$$

$$\Rightarrow mDQ_{0} = \pm jQ_{0}$$

$$(x_{mDQ_{0}}: : z_{mDQ_{0}}) = c \cdot (x_{jQ_{0}}: : z_{jQ_{0}}) \pmod{q} \quad \text{where} \quad \begin{cases} x_{-jQ_{0}} = x_{+jQ_{0}} \\ z_{-jQ_{0}} = z_{+jQ_{0}} \end{cases}$$

$$\Rightarrow \frac{x_{mDQ_{0}}}{x_{jQ_{0}}} = \frac{z_{mDQ_{0}}}{z_{jQ_{0}}} \pmod{q}$$


$$\Rightarrow x_{mDQ_{0}} \cdot z_{jQ_{0}} = x_{jQ_{0}} \cdot z_{mDQ_{0}} \pmod{q}$$

$$\Rightarrow q \mid (x_{mDQ_{0}} \cdot z_{jQ_{0}} - x_{jQ_{0}} \cdot z_{mDQ_{0}})$$


$$q \mid d = \prod_{\substack{p = m.D \pm j \\ B_{1} 
$$\Rightarrow q \mid \gcd(d, N)$$$$


#### **Choice of D**


$$B_1 = 960$$
  $B_2 = 57,000$ 




#### Phase 2: Time and Memory Usage as a function of D







# Time of Phase 2 Contributions of Various Phases of Computations



# Phase 2: Standard continuation algorithm – Basic concept (Step 2)


$$p \cdot Q_0 = \theta \pmod{q}$$

$$\Rightarrow (m \cdot D \pm j) \ Q_0 = \theta$$

$$\Rightarrow m \cdot D Q_0 = \pm j \cdot Q_0$$

We sequentially compute  $m \cdot DQ_0$  for  $M_{min} \le m \le M_{max}$ 

We pre-compute  $jQ_0$ 



# **ECM IN HARDWARE**

# ECM in Hardware Previous Proof-of-Concept Design

Pelzl, Šimka, SHARCS Feb 2005


Kleinjung, Franke, FCCM Apr 2005

Priplata, Stahlke, IEE Proc. Oct 2005


Drutarovský, Fischer,

Paar


### Modifications compared to Pelzl, Simka




## Our architecture: Top-level view



### **Global Memory**




#### **Local Memory**



# Computation Flow for Scalar Multiplication ( $Z_{P-Q}=1$ )

Adder/Subtractor	Multiplier 1	Multiplier 2
A/D: $a_1 = x_P + z_P$ A/D: $s_1 = x_P - z_P$		
A/D: $a_2 = x_Q + z_Q$ A/D: $s_2 = x_Q - z_Q$	<b>D:</b> $m_1 = s_1^2$	<b>D:</b> $m_2 = a_1^2$
<b>D:</b> $s_3 = m_2 - m_1$	A: $\mathbf{m}_3 = \mathbf{s}_1 \cdot \mathbf{a}_2$	$\mathbf{A:} \qquad \mathbf{m_4} = \mathbf{s_2} \cdot \mathbf{a_1}$
A: $a_3 = m_3 + m_4$ $s_4 = m_3 - m_4$	<b>D:</b> $x_{2P} = m_5 = m_1 \cdot m_2$	$\mathbf{D:} \qquad \mathbf{m_6} = \mathbf{s_3} \cdot \mathbf{A_{24}}$
<b>D:</b> $a_4 = m_1 + m_6$	<b>A:</b> $x_{P+Q} = m_7 = a_3^2$	<b>A:</b> $m_8 = s_4^2$
	<b>A:</b> $z_{P+Q} = m_9 = m_8 \cdot x_{P-Q}$	<b>D:</b> $\mathbf{z}_{2P} = \mathbf{m}_{10} = \mathbf{s}_3 \cdot \mathbf{a}_4$

#### Resources utilization in time - Phase 1



## **RESULTS**


## **Choice of parameters**

N: 198 – bit number

 $B_1 = 960$ 


 $B_2 = 57,000$ 

## Memory Requirements Local Memory




512 x 32

# Memory Requirements Global Memory



# **Execution Time** in Clock Cycles




# Comparison with the Proof-of-Concept Design by Pelzl and Šimka Equalizing Measures


- Use the same FPGA device (Xilinx Virtex 2000E-6)
- Pelzl and Šimka design assumed to be redesigned to include an internal controller.

Execution times recalculated based on the limitations of the ECM unit only.

### Modifications compared to Pelzl, Simka



# Comparison with the Proof-of-Concept Design by Pelzl and Šimka Timing




Major Contributors to the speed up:


- Different design for the multiplier ( x 5 )
- Two multipliers working in parallel ( x 1.9 )

- Different D (x 1.9)

# Comparison with the Proof-of-Concept Design by Pelzl and Šimka Resources



### Modifications compared to Pelzl, Simka



# Comparison with the Proof-of-Concept Design by Pelzl and Šimka

### Time x Area Product

Assuming the same memory management (i.e., improved memory management in Pelzl/Šimka):

#### <u>Improvement</u>

Phase 1 x 3.7

Phase 2 x 6.4

# COMPARISON AMONG TECHNOLOGIES

#### **Families of Xilinx FPGA Devices**

 Low-cost
 High-performance

 Spartan 3
 Virtex II


 (< \$130\*)</td>
 (< \$2,700\*)</td>

 Spartan 3E
 Virtex 4


 (< \$35\*)</td>
 (< \$3,000\*)</td>

 approximate cost of the largest device per unit for a batch of 10,000 units


## Number of ECM units per FPGA device



# Performance Number of Phase 1 operations per second



# Performance to cost ratio Number of Phase 1 operations per second per \$100




# Software Implementation GMP-ECM running on Pentium4 Xeon 2.8GHz


	Phase 1	Phase 2
Elliptic Curve	Montgomery form: $by^2z = x^3+ax^2z+xz^2$	Weierstrass form: $Y^2 = X^3 + AX + B$
Coordinate	Projctive	Affine
Optimization Techniques (Reducing Time)	Lucas chain (PRAC algorithm)	Fast polynomial multiplication Montgomery's D <sub>1</sub> D <sub>2</sub> method
Optimization Techniques (Incresing Probability)		Brent-Suyama extension
Porting Optimizations To Hardware	Possible with pre-computations in software	Inverter required.  Large amounts of memory required

# FPGAs vs. Microprocessor Execution Time

#### Pentium 4 Xeon 2.8 GHz



## FPGAs vs Microprocessors # Phase 1 & Phase 2 computations per second



#### **ASIC vs. FPGA**

- 3–4 times improvement in clock frequency (~300 MHz vs. 80-100 MHz)
- 8–10 times improvement in circuit area
   (# ECM units per device (96-120 vs. 12) )
- 2–3 times improvement in recurring fabrication & testing cost (~\$40 vs. \$130)
  - ~50-120 times improvement in performance to recurring cost ratio,


but about \$1,000,000 of one-time non-recurring costs needed for the back-end design & preparation of masks for fabrication

# RCM 101 & Future work

# What is a Reconfigurable Computing Machine (RCM)?

#### Microprocessor system

#### Reconfigurable system



# Prototyping with a general-purpose reconfigurable computing machine

- + can be programmed using high-level programming languages, such as C, by mathematicians
   & cryptographers themselves
- + facilitates hardware/software co-design
- + shortens development time, encourages experimentation and complex optimizations
- + allows sharing costs among users of various applications
- high entry cost (~\$100,000)
- hardware aware programming
- limited portability
- limited availability of libraries
- limited maturity of tools.

# Most advanced reconfigurable computing machines currently on the market

Released

SRC 6 from 2002 SRC Computers

Cray XD1 from 2005 from Cray

SGI Altix from 2005

SRC 7 from 2006 SRC Computers, Inc.





# Two major high-level language (HLL) programming models

SRC 6 & SRC 7 from SRC Computers


**SRC MAP C** programming model

**Cray XD1** from from Cray

SGI Altix from SGI

Mitrion-C programming model

## **SRC Programming Model**



#### **SRC Libraries of Hardware Macros**

#### Vendor libraries of hardware macros

- basic integer and floating-point arithmetic
- digital signal processing

#### User libraries of hardware macros


#### developed by GWU/GMU/USC 2002-2006

- Secret-key cipher encryption & breaking
- Binary Galois Field arithmetic (polynomial basis & normal basis representation)
- Elliptic Curve Arithmetic
- Long integer modular arithmetic (RSA)
- Sorting
- Image processing
- Bioinformatics

## **SRC Programming Environment**

- + very easy to learn and use
- + standard ANSI C
- + hides implementation details
- + very well integrated environment
- + mature in production use for over 3 years with constant improvements
- subset of C
- legacy C code requires rewriting
- C limitations in describing HW (paralellism, data types)
- closed environment, limited portability of code to HW platforms other than SRC

## Mitrion-C Programming Model for Cray & SGI



#### Mitrion-C

# high-level parallel programming language for high-performance reconfigurable computers

+ arbitrary sizes of operands e.g.,

**int:24** 


uint:256

- + parallel execution of instructions limited only by data dependencies and limited available area
- + focus on the area \* time space utilization

### Mitrion-C Environment for Cray and SGI

- + easy to learn by high-performance computing (HPC) programmers
- + small amount of Mitrion-C generates large number of lines of HDL code
- + suitable for describing classical complex HPC problems
- + portable application codes
- new and yet untested
- non-standard, no support for legacy codes
- language describes only what happens in a single FPGA
- currently, no mechanisms to use HDL macros

#### Our near-future experiment









Improvement in development time?

VHDL model development time

Improvement in development time?

in SRC MAP C

ECM in **VHDL** 

Performance penalty?

Performance penalty?

ECM in Mitrion C

## **Summary & conclusions**

# **Summary ECM** case study

Hardware implementations provide a substantial improvement vs. optimized software implementations in terms of the performance to cost ratio

low-cost FPGAs vs. microprocessors

> 10 x

 ASICs vs. low-cost FPGAs (only for high-volume production > 10,000 chips)

~ 50-120

#### **Conclusions**

Best environment for prototyping of hardware implementations of codebreakers

general-purpose reconfigurable computers

Best environment for the final design of the cost-optimized cipher breaker

- special-purpose machines based on
  - low-cost FPGAs (or ASICs \$\$\$)

# Thank you!



Questions???

# BACK-UP SLIDES

### Why does ECM work?

 $N=q\cdot N$  where q is a prime  $n_{E_q}\cdot P_0=\mathcal{G}\ (\mathrm{mod}\ q)$  where  $n_{E_q}$  - number of points on the curve E with computations  $\mathrm{mod}\ q$  if  $n_{E_q}\mid k=p_1^{e_1}.p_2^{e_2}.p_3^{e_3}$  ...... $p_t^{e_t}$  where  $p_i^{e_i}\leq B_1$ 

$$k \cdot P_0 = l \cdot n_{E_q} \cdot P_0 = l \cdot (n_{E_q} \cdot P_0) = l \cdot \theta = \theta$$
 $k \cdot P_0 = (x_{kP_0} : : z_{kP_0}) = (0 : : 0) \mod q$ 
 $q \mid z_{kP_0}$ 
 $q \mid N$ 
 $q \mid \gcd(z_{kP_0}, N)$ 

## Why does ECM work? (cont.)

$$\begin{split} N &= q \cdot N \text{ where } q \text{ is a prime} \\ n_{Eq} \cdot P_0 &= \mathcal{P} \mod q \\ n_{Eq} \mid p \cdot k \text{ where } k &= p_1^{e_1} \cdot p_2^{e_2} \cdot p_3^{e_3} \cdot \cdots \cdot p_t^{e_t}, \ p_i^{e_i} \leq B_1 \\ B_1 &$$